
3	Declassified in Par	t - Sanitized Co	py Approv	ed for Release 2012/08	3/29 : CIA-RDP	79B00873A001300010	008-2
П		;					
6				•			
					•		
			•				
					•	•	
	•	· · · · · ·		•			
		•					•
		·				•	
0		· · · · · · · · · · · · · · · · · · ·	٠.	STATUS REPORT		•	•
			•	for period			
	•	1	l Septeml	per through 30 Sept	ember 1970		
	•			u.s. governmen			
=		•					STAT
				File No. 11038	•		
_				•			
J							
			•			• .	
-				· •			·
				İ		•	
		i					
						•	•
П						•	•
	•	,		* .			
	•		•				
-							
		• • •				•	
П	•	ν				•	•
П							
- 🗖		•					
	:			•			
		• •			,		STAT
		:				, , , , , , , , , , , , , , , , , , ,	
0		,					
	·						
		•			•		
	Declassified in Par	t - Sanitized Co	py Approv	ed for Release 2012/08	3/29 : CIA-RDP	79B00873A001300010	008-2

D)	Declassified in Part - Sanitized Copy Ar	proved for Release 2012/08/29 : CIA-RDP79B0087	3A0013000100	08-2
			de la	
0 0			·	
	This c	ocument is presented as the Monthly		
	Status	Report under Contract to the U.S.		
	Gover	nment,		STAT
-		port period represented herein covers the		•
	period	1 September through 30 September 1970.	60	
	•	•		STAT
	,			•
				•
		•	· .	
		$\sum_{i=1}^{n} a_i x_i = \sum_{i=1}^{n} a_i x_i $		
				STAT
			,	
0 0				
П	Declassified in Part - Sanitized Copy Ap	proved for Release 2012/08/29 : CIA-RDP79B0087	3A001300010C	08-2





Declassified in Part - Sanitized Copy Approved for Release 2012/08/29: CIA-RDP79B00873A001300010008-2 INDEX. Page <u>Task</u> 1 & 2 Program Summary Scheduling and Planning 2 T2-1 & 2 Test and Inspection Procedures T3-1 Interferometer Assembly 22 T22-1 28 Output Logic and Interfaces T28-1 thru 13 35 Vibration Absorption and Leveling T35-1 **3**6 Overall Assembly T36-1 43 Computer Programming and Services T43-1 & 2

•			
	PROGRAM SUMMARY		•
	Scheduled percentage of completion	98.5%	
	Actual percentage this date	94.5%	•
, -			
	Two major subassemblies of the Stereo	comparator	
	have been found to be deficient in their performance	e, na mely,	
	1) The Interferometer measuring syste	m.	
1	2) The stage position countdown regis	sters.	
]			•
.	These devices as they were originally		
 -	were apparently satisfactory but under the stress of	,	•
3	usage problems have arisen which necessitate ext	e ns ive	
	rework.		
	Unfortunately the in-plant acceptance		
d n	all systems to be operative. Further, a minimum o	•	
1	weeks is required to integrate the computer program		
3	revised subassemblies. As a consequence, the re-		
d n :	shows that the in-plant acceptance test completion	n da te is	
	revised from November 20, 1970 to December 31,	1970.	
d 1		4	

	Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
	There is a problem with this latter date in that
	it interferes with the holiday schedule. If it turns out not
	to be possible to shorten the schedule, it may have to be
	increased to perhaps January 15, 1971 to be more realistic.
	the operate
	On this basis, the completion of the on-site final acceptance test would be possibly May 7, 1971.
	final acceptance test would be possibly that
U −	

Declassified in Part - Sanitized Cop	by Approved for Release 2012/08/29 : CIA-RDP79B00873A0	01300010008-2
	Task 2	
d 1	SCHEDULING and PLANNING	
	Scheduled percentage of completion 100%	
	Actual percentage this date 99%	
	Because of additional work found necessary	
during che	eckout and test, the schedule has been revised	·
to show a	delivery eight weeks after the schedule made	• .
on June 15	5, 1970.	
	The new schedule indicates a final acceptance	
test comp	letion date of May 7, 1971.	
d		4.7
: =	The schedule of October 5, 1970, is attached.	•
· · · · · · · · · · · · · · · · · · ·		

6			
	STERE	OCOMPARATOR SCHEDULE	October 5, 1970
		•	Completion Date
	1.	Installation of revised interferometers and mirrors	October 30, 1970
	2.	Installation of revised interferometer electronics	November 6, 1970
	3.	Installation of revised counting logic	October 23, 1970
	4.	Completion of vibration dampers	November 6, 1970
	5.	Completion of Informatics computer program	November 27, 1970
	6.	Acceptance test in-plant (Work to start December 11, 1970)	January 15, 1971
	7.	Packing, shipping, and unpacking (Work to begin January 18, 1971)	February 12, 1971
	8.	Assembly at site (Work to begin February 8, 1971)	March 26, 1971
	9.	Preacceptance test	April 23, 1971
	10.	Final acceptance test	May 7, 1971
D			
	•	• • • • • • • • • • • • • • • • • • • •	
- 月			
	•		
	. •		
			,
	•	T2 - 2	

Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2

_	Declassified in Part - 9	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
-	,	
⊒ □	i . I	
 	,	
7		Task 3
_		TEST and INSPECTION PROCEDURES
7		Scheduled percentage of completion 100%
_		Actual percentage this date 100%
⊐,]	Procedures for performing the Acceptance Tests
ا		for the Stereocomparator have been delivered to the customer.
_ -		These procedures cover the in-plant tests as well
		as the on-site final tests.
_	1	Various documents outlining the proposed tests
۵	,	have been submitted . The first submittal was on June 15,
		1970.
-	7	
۵		These latest procedures show the up-date as of
		September 15, 1970. The latest specifications are included
_		as of September 11, 1970.
]	
_	•	

Declassified in Part -	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
]	Task 22
	INTERFEROMETER ASSEMBLY
7	Scheduled percentage of completion 100%
	Actual percentage this date 75%
	Total personning timb date
- -	Mechanical detail drawings of the interfero-
	meter have been completed and are presently being re-
	leased to the shop for fabrication.
- -	readed to the dhop for rabifourion.
	Details of parts to mount the Rochon prism
\neg	
	and quarter and half wave plates are being held until those
	and quarter and half wave plates are being held until those
	optical parts arrive. This is to make sure that data about
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.
	optical parts arrive. This is to make sure that data about mounting dimensions, etc. is correct.

· S	Declassified in Part -	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A0013000)10008-2
1	<u>.</u>		
ر ج			
3			
]		Task 28	•
3		OUTPUT LOGIC and INTERFACES	,
7		Scheduled percentage of completion 100%	
יכ כ		Actual percentage this date 100%	
1			
		During this report period general logic testing	
7		and debugging has continued. A number of minor modifications	
3		have been incorporated into the logic circuitry to accommodate	
		hardware/software interfacing. It is expected that this type	
ב ק		of work will continue throughout the period of time during which	
j		software integration is in process.	
			,
7		The machine logic appears to be operating in a	
,		generally satisfactory manner with one exception, which is	
		discussed in the following paragraphs. This exception is	
į		the forward-backward binary counters (23-bit) which are used	
زُد	•	in the stage servo countdown positioning systems and also	•
ļ		as position reference accumulators for the computer system.	. :
			÷
į		Throughout the construction and testing of the	•
		Stereocomparator machine, these particular counters have	
,		shown erratic performance. Various circuit modifications	
į			e
,			

·		
Declassified in Part - Sanitized Copy	Approved for Release 2012/08/29:	: CIA-RDP79B00873A001300010008-2

have been made which have improved operation, but the level of performance has not been brought to that which is considered satisfactory for use in the machine on a day-to-day basis.

During the last report period, a design review was undertaken to investigate the difficulties experienced, and it was decided that the best solution would be to change the counting logic. This can be done by designing special logic cards which are essentially interchangeable with the units presently installed in the machine. It was determined that this work could be done within the remaining time before delivery of the machine, and since the improvement in operation to be obtained is quite significant, this work has commenced. The action being taken and the results of the design review follow.

I. Results of Design Review

The binary counters presently in the machine have a tendency to suddenly become loaded with large numbers in an erratic fashion. The result of this is that the measuring stages suddenly have a large command loaded into the servo systems and the stages move away from their proper positions occasionally, usually in large amounts. When the

0 0	Declassified in Part - S	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
A		machine is operating in its MANUAL (no computer) mode, the
_ 		result is a loss of position; in the AUTOMATIC modes of oper-
	, , , , , , , , , , , , , , , , , , ,	ation, if the error occurs in the binary countdown register,
		no visible effect occurs since the computer will reload the
		proper number into the countdown register within 1/120 second,
		and the servo system cannot respond to the erroneous count
		within this time. If, however, the (separate) stage position
Н		register contains the erroneous number, the reference point
		for the coordinate measuring system used by the computer
		is lost, and a runaway condition occurs very similar to that
— П		in the MANUAL operating mode. Since the occurrence of either
Н		type of error is unsatisfactory, the purpose of the design re-
		view was to isolate and remedy the causes for this behavior
	·	of the systems.
		A review of the circuitry involved showed the
		following conditions to be causing the erroneous counting.
		Each is discussed separately below.
	•	
		1) Counting speed limitations imposed by cable
		loading on counter flip-flops.
		2) Triggering of counter flip-flops by noise on
П		output lines of flip-flops.
<u></u>		
		T28 - 3

Declassified in Par	t - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
R	
	3) Noise on counter inputs which is non-synchronous
	with the counting pulses.
H	4) Error mechanism in synchronous counters.
В	The medianism in synchronous counters.
	Items 1) and 2) above are caused by having the
	counters drive long cables between electronics cabinets in
	the case of the countdown registers. The counters are located
	in Electronics Cabinet No. 3 and the lines are brought through
	cables to the 23-bit D/A converters in Electronics Cabinet No. 1.
日 ·	There is approximately 40 feet of cable between the chassis
Ц	containing the circuits which are interconnected. These long
	cables present a heavy capacitance load to the counters, and
F	the counting speeds are limited by the rate at which the counters
Ы	can charge and discharge the cable capacitance. At present,
	the counters can operate to about 500KHz provided no reversing
	is required. Also, the long cables form a large antenna for
B	noise pickup. The DTL circuits used in the flip-flops can be
	triggered at their outputs rather easily, since the line impedance
	of the "off" side of the flip-flop is at least 500 ohms. Thus,
F	noise currents of only 2 to 3 mA can trigger the flip-flop, since
	the "off" side output is crossconnected to an input of the "on"
	side. The susceptibility of the counters to items 1) and 2) is
,一	greatly magnified by the fact that DTL synchronous circuits are
	used, as explained below.
Fl	T28 - 4

	Both of the problems 1) and 2) above can be solved
	by buffering the flip-flop outputs. In practice, only the count-
	down register is connected to long output lines; the stage posi-
·	tion register outputs are tied to buffer registers immediately ad-
	jacent physically to the counters, so that conditions 1) and 2)
•	apply only to the countdown registers.
	Item 3), non-synchronous noise on the counter in-
	puts, has been dealt with extensively in the machine circuitry.
	In order to minimize problems in this area, a large amount of
•	circuitry has been added to provide:
	a) hysteresis (anti-dither circuit).
	b) digital averaging (irregularly-spaced interfero-
	meter pulses are processed through variable delay
	circuitry so that at high speeds the pulses are
	spaced to allow carry ripple-outs.
	c) elaborate pulse-dodging circuits to prevent
	simultaneous inputs of interferometer pulses,
•	trackball pulses (MANUAL mode only) and jam-
	transfers from the joystick (MANUAL mode only)
•	or computer (AUTOMATIC modes).
•	
	• • • • • • • • • • • • • • • • • • •

Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2

Dealessified in Deal	Canitianal Cana	A	Deleges 2042/00/20	. CIA DDD70D00070A004000400	200
Declassified in Part -	- Sanilized Copy	Approved for	Release ZU IZ/UO/Z9	: CIA-RDP79B00873A0013000100	JUO-Z

All of the above measures improved counter operation; however, an occasional stray pulse still gets in, and the effects noted occur. The problem of input noise triggering is magnified by the fact that the counters are synchronous circuits, and any non-synchronous imputs produce indeterminate counter contents. In order to illustrate this phenomenon, it is necessary to examine the operation of both synchronous and asynchronous forward-backward counting logic.

A synchronous counter circuit of the type used in the machine is shown in Figure T28-A. It consists of J-K flip-flops and 2-NAND gates for carry and borrow pulses. The 2-NAND gates monitor the states of a given flip-flop and the forward-reverse count lines and enable or inhibit toggling of the next stage, depending on whether a carry occurs. For example, assume that the counter shown contains all zeros (0000). With the Reverse Inhibit line at Logic "1", the first clock pulse will merely toggle the first flip-flop in the string, giving a count of 0001. The next clock pulse will reset the first flip-flop on the trailing edge of the pulse. Meanwhile, however, since the first flip-flop is at a logic "1", the second flip-flop is enabled to toggle as well by the 2-NAND gates. Thus, at the end of the clock period, the counter contains the

		•	
Declassified in Part - Sanitized Copy A	approved for Release	e 2012/08/29 : CIA	A-RDP79B00873A001300010008-2
i			

number 0010 (binary 2). This sequence continues for every count, with the rule being that if a given flip-flop is at the "1" state and the Reverse Inhibit line is at Logic "1" (or, more importantly, the Forward Inhibit line is at Logic "0"), then the succeeding stage is allowed to toggle also. A similar sequence occurs during reverse counting. Notice, however, that the clock line is connected to all flip-flops in the string in parallel. This common clock line is the salient feature of every synchronous counter, although various ways exist to develop the carry signals, etc.

Now, in operation, it may be seen that in between clock pulses, the carry signals are developed for the next count. Examination of the logic diagram for the counter shows, however, that the carry signals are propagated through two NAND gates per stage of the counter. Thus the propagation through a 23-bit counter is approximately 1.5 microsecond, maximum.

Now, since the state of any given flip-flop is determined by the state of the carry gates at clock time, it can be seen that if another clock pulse occurs <u>before</u> the

			·	
Declaration in Dart	Conitional Conv. A	parayod for Dalaga	2042/00/20	CIA DDD70D000724004200040000
Declassified in Part	- Sanilized Copy A	pproved for Release	3 20 12/00/29 .	CIA-RDP79B00873A001300010008-2

carry signals have fully propagated, then incorrect results will be obtained. And since the carry signals propagate from least significant to most significant place in the counter, it can be seen that any errors generated will be large ones.

Thus, if a counter is going from 0000... to 11111... (zero to -1) and a pulse or noise occurs on the clock line at the time that the carry signal has propagated to (say) bit 16, then all higher order bits will be clocked to the incorrect state, and a very large error results; this error mechanism has been the source of much of the unsatisfactory performance in the counters.

An asynchronous counter is diagrammed in Figure T28-B. In many respects the counters look very similar, the main difference between synchronous and asynchronous counters being the manner in which carry signals and clock signals are generated.

It will be noticed that the J-K flip-flop inputs are not used in this system; only the toggle (clock) input is required. Examination of the gating structure shows that the rule, for clocking any given flip-flop is, "if the preceding stage is at a Logic 1 and an "up" count comes into the system such as to

	Declassified in Part -	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2	2
П		toggle the preceding stage, then toggle this stage also."	
		Thus, it may be seen that operation of any given flip-flop	
		is dependent only on the state of the two previous flip-flops.	
		The input of the counter has no direct access to the higher	
		order bits, since the clock signal for each stage of the counter	
		is determined by the previous stage. It is thus impossible	
		for the clock to get out of synchronism with the carry signals,	
		since both the carry and clock signals are one and the same.	
	,	Thus, in order for a noise pulse to affect bit 16 of an asyn-	
	•	chronous counter, it would be the 16,384th mistake on the	
		input - a highly unlikely situation. The important advantage	
		of this type of counter is that the effect of an erroneous noise	,
		pulse is to make the counter wrong by 1 count only. Also,	
		since the counter can have inputs applied only at the input	
		end of the clocking string, the speed at which the counter	
		can operate is the speed of a <u>single stage</u> . It is even possi-	
		ble to have two counts propagating simultaneously through	
		the counter with no bad effects! It is true that if one attempts	••
	1	to read out the contents of the counter before the carries have	
		all rippled out, an erroneous reading will be obtained, but	
Ь		in our application we have buffers in the circuitry to eliminate	
		this problem entirely. Any mistakes made are thus small	
		(low-order) ones.	
		·	

	Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
	In conclusion, the asynchronous counter logic
	should be highly advantageous in solving the foregoing problems.
	The use of buffered asynchronous counter logic is thus indi-
	cated since it will provide:
	a) greater tolerance for clock pulse character-
П	istics with respect to timing considerations.
	b) the error mechanism of the counter is such
	that if a mistake is made, it is simply a 1 count
	error.
Ц	II. Action being taken with respect to Results
	of Design Review.
B	In order to incorporate the improved counting logic
	within the Stereocomparator machine with a minimum of changes to the hardware, a new counter card is being designed which
	will be a plug-in replacement for the synchronous counter
	cards in the machine. Some slight modifications to the pulse-
	steering circuitry will be performed in order to accommodate
	the different input clocking arrangement for the asynchronous
	counters.
	T28 - 10

	Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
	•
P	These new boards will be fabricated and installed
	in the countdown registers during the next report period. Tests
	will then be run to determine whether the new counter logic
	is also required for the 23-bit stage position registers. This
	latter requirement is somewhat doubtful, due to the fact that
	the stage position registers do not suffer from the heavy cable

in the countdown registers during the next report period. Tests will then be run to determine whether the new counter logic is also required for the 23-bit stage position registers. This latter requirement is somewhat doubtful, due to the fact that the stage position registers do not suffer from the heavy cable loading that the countdown registers have. Also, there are fewer inputs, since the countdown registers must also accommodate the manual trackball and joystick inputs as well as automatic computer jam-transfers in automatic operation. The stage position register merely follows the interferometer inputs, with a computer-ordered dump into a buffer in automatic modes of operation, so it does not have the confusion factors existing in the countdown registers.

However, the stage position register is the only reference for the systems under computer control, and mistakes are not permissible without loss of the coordinate references; therefore, if tests show that the stage position register exhibits an excessive error rate with present circuitry, then the improved asynchronous counter logic will be used here also. This work can probably be done within the next report period.

T28 - 12

FIG T28-B ASYNCHRONOUS COUNTER

T28 - 13

⊐ Declassified ⊐	l in Part -	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
□ }		
-		
, ,	•	
_ ;		Task 35
.		VIBRATION ABSORPTION and LEVELING
.		
a	•	Scheduled percentage of completion 100%
	•	Actual percentage this date 90%
_ _		The dash pot layout has been completed and a
] =	-	new envelope drawing submitted to the customer.
7		man antoropo di antoni grandi de la constanti
======================================		The deah not uses 25 pairs of plates 124 OD
		The dash pot uses 25 pairs of plates 12" OD
7		and 5" ID. The moveable plates are cantilevered from the
=	•	granite on the fore and aft centerline. The fixed plates
		are mounted through a welded steel bracket to the floor.
- 7		Different mountings are required and at the customer's
		facility. The dash pot will use a silicone oil of 10,000cs, such
]	•	as Viscasil.
-		•
3		
7		
=i 		
- 7		
=		
	*	
- .		
1	•	

T35 - 1

-	Declassified in Part -	Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001	300010008-2
-			•
.i .:	:		
_			
-		Task 36	
	•		
3		OVERALL ASSEMBLY	
			*:
7		Scheduled percentage of completion 100%	
- -		Actual percentage this date 90%	
7		The overall assembly of the Stereocomparator	
4		is progressing as follows:	•
7			
4			
		Optical Assembly:	•
-		The optical elements are aligned to produce	:
	N. C.	above specification resolutions and image wander. Opti-	
7		mizing of the alignment is still proceeding.	
=			
]	•	Image Dissector and Light Level:	•
7		Light-tight housings for the image dissector	٠.
-		and light level tubes are being fabricated and installed on	
1	•	the Stereocomparator.	
7			
,		Interferometer:	
7			
₫.		The rework of the interferometer assembly is	
1		progressing. To facilitate programming, encoders have been	
7		mounted on the X and Y axes of both stages temporarily in	
1		lieu of the interferometers.	
7			
4			
7		T36 - 1	

	and the control of th		
	Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A0	01300010008-2	
		·	
	Task 43		
6	COMPUTER PROGRAMMING and SERVICES		
	· ,		
一, 円	Scheduled percentage of completion 100%		
Ь	Actual percentage this date 94%		Ř
			•
	The report on the status of the	. STA	Γ
	computer program effort for the Stereocomparator is included		
	on the following page.	,	
		•	
		•	
		•	
	•		
1	· · · · · · · · · · · · · · · · · · ·		

⇒	Declassified in Part - Sanitized Copy Approved for Release 2012/08/29 : CIA-RDP79B00873A001300010008-2
_ _	
ا	
	INFORMATICS INC.
7	MONTHLY PROGRESS REPORT
	August, 1970
=	This technical report is for the month of August,
	1970. The report is prepared according to STAT
	specifications DB1001 (as modified).
F	1. During August the accommodation of the software to
	the 16K core expansion was completed as planned.
]	Final integration of the Stereocomparator program was
	begun; however, hardware problems have hindered
	progress on the software.
	2. During September Informatics personnel will continue
	final integration If hardware problems delay STAT
P	software tasks (example - computer was out of order
	for 10 days), work will be done on peripheral tasks,
	off the main line of work. Also work will be done on
	the calibration/checkout program as time permits.
	3. At this time there exist no pending unresolved tech-
	nical problems.
	The programming for Dealers 240 to 200
	The programming for Project 342 is 90% com-
	plete.
7	T43 - 2